CLAIMS

WF.	CI	Λ1	ΛI

-	1.	A met	hod of measuring the level of a recurring data signal at selected times relative to a
2	recurrir	ng refe	rence associated with the data signal, the method comprising the steps of:
•		(a)	comparing the instantaneous voltage of a clock signal associated with the data signal
4			to a clock threshold voltage to produce a logical clock signal;
		(b)	delaying the logical clock signal by a selected first amount to produce a delayed
6			logical clock signal;
		(c)	comparing the instantaneous voltage of the data signal to be measured to a first data
8			threshold voltage to produce a first logical data signal;
		(d)	delaying the first logical data signal by a selected second amount to produce a first
10			delayed logical data signal;
		(e)	delaying the delayed logical clock signal by a selected third amount to produce a
12			doubly delayed logical clock signal;
		(f)	capturing the value of the first delayed logical data signal in response to the delayed
14			logical clock signal;
		(g)	capturing the value of the first delayed logical data signal in response to the doubly
16			delayed logical clock signal;
		(h)	generating the XOR of the value captured in step (f) and the value captured in step
18			(g);
		(i)	comparing the instantaneous voltage of the data signal to be measured to a second
20			data threshold voltage to produce a second logical data signal;
		(j)	delaying the second logical data signal by the selected second amount to produce a
22			second delayed logical data signal;
		(k)	capturing the value of the second delayed logical data signal in response to the
24			delayed logical clock signal;
		(1)	generating the XOR of the value captured in step (f) and the value captured in step
26			(k);

capturing the logical value of the OR operation generated in step (m). 28 (n) A method as in claim 1 further comprising the steps of: 2. repeating steps (a) through (n) until a selected condition is satisfied; 2 (o) subsequent to step (o), storing, in a data structure indexed according to a difference (p) between the first and second amounts and also indexed according to one of the first 4 and second data threshold voltages, a count representing the number of times the captured value of step (n) is TRUE during the repeating of steps (a) through (n); 6 repeating steps (a) through (p) with identically altered values for the first and second (q) data threshold voltages in combination with altered values for the second amount; 8 and generating an eye diagram from the counts stored in the data structure. 10 (r) A method of measuring the level of a recurring data signal at selected times relative to a 3. recurring reference associated with the data signal, the method comprising the steps of: 2 comparing the instantaneous voltage of a clock signal associated with the data signal (a) to a clock threshold voltage to produce a logical clock signal; 4 delaying the logical clock signal by a selected first amount to produce a delayed (b) 6 logical clock signal; comparing the instantaneous voltage of the data signal to be measured to a first data (c) threshold voltage to produce a first logical data signal; 8 delaying the first logical data signal by a selected second amount to produce a first (d) delayed logical data signal; 10 delaying the delayed logical clock signal by a selected third amount to produce a (e) doubly delayed logical clock signal; 12 capturing the value of the first delayed logical data signal in response to the delayed (f)

generating the OR of the XOR values generated in steps (h) and (l); and

(m)

logical clock signal;

14

- capturing the value of the first delayed logical data signal in response to the doubly (g) delayed logical clock signal; 16 generating the XOR of the value captured in step (f) and the value captured in step (h) 18 (g); comparing the instantaneous voltage of the data signal to be measured to a second (i) data threshold voltage to produce a second logical data signal; 20 delaying the second logical data signal by a selected fourth amount to produce a (j) second delayed logical data signal; 22 capturing the value of the first delayed logical data signal in response to the delayed (k) 24 logical clock signal; generating the XOR of the value captured in step (f) and the value captured in step (l) (k); 26 generating the OR of the XOR values generated in steps (h) and (l); and (m) capturing the logical value of the OR operation generated in step (m). 28 (n) A method as in claim 3 further comprising the steps of: 4. repeating steps (a) through (n) until a selected condition is satisfied; 2 (o) subsequent to step (o), storing, in a data structure indexed according to a difference (p) between the first and second amounts and also indexed according to one of the data 4 first and second threshold voltages, a count representing the number of times the captured value of step (n) is TRUE during the repeating of steps (a) through (n); 6 repeating steps (a) through (p) with identically altered values for the first and second (q) data threshold voltages in combination with altered values for the first amount; and 8
 - 5. An eye diagram analyzer comprising:

(r)

2

a variable clock signal waveform delay circuit having an input for receiving a clock signal and an output producing a delayed clock signal;

generating an eye diagram from the counts stored in the data structure.

28

30

a first threshold detector having a variable first threshold, an input for receiving a data signal to be measured as an eye diagram and having an output producing a first logical data signal;

a first variable data signal waveform delay circuit having an input coupled to receive the first logical data signal and an output producing a first delayed logical data signal;

a second threshold detector having a variable second threshold, an input for receiving the data signal to be measured as an eye diagram and having an output producing a second logical data signal;

a second variable data signal waveform delay circuit having an input coupled to receive the second logical data signal and an output producing a second delayed logical data signal;

the first delayed logical data signal and the second logical data signal being delayed by the same amounts;

a transition detection circuit coupled to the delayed clock signal and to the first delayed logical data signal, and having an output producing a transition signal indicative of a transition in the first delayed logical data signal occurring during a selected length of time subsequent to a transition in the delayed clock signal;

a voltage range detection circuit coupled to the delayed clock signal, to the first delayed logical data signal and to the second delayed logical data signal, and having an output producing an in-range detection signal indicative that voltage of the data signal is within a voltage range determined by the first and second thresholds;

a counter coupled to the logical OR of the transition signal with the in-range detection signal, and that counts occurrences thereof; and

a memory whose content is organized as a data structure indexed by the difference in delays for the variable clock signal waveform delay circuit and the variable data signal waveform delay circuit, by at least one of the variable first and second thresholds, and that stores in an indexed location the number of counted occurrences.

6. An eye diagram analyzer comprising:

2

:4

6

8

10

12

14

16

18

20

22

24

26

28

a variable clock signal waveform delay circuit having an input for receiving a clock signal and an output producing a delayed clock signal;

a first threshold detector having a variable first threshold, an input for receiving a data signal to be measured as an eye diagram and having an output producing a first logical data signal;

a first variable data signal waveform delay circuit having an input coupled to receive the first logical data signal and an output producing a first delayed logical data signal;

a second threshold detector having a variable second threshold, an input for receiving the data signal to be measured as an eye diagram and having an output producing a second logical data signal;

a second variable data signal waveform delay circuit having an input coupled to receive the second logical data signal and an output producing a second delayed logical data signal;

the first delayed logical data signal and the second logical data signal being delayed by selected amounts that de-skew them;

a transition detection circuit coupled to the delayed clock signal and to the first delayed logical data signal, and having an output producing a transition signal indicative of a transition in the first delayed logical data signal occurring during a selected length of time subsequent to a transition in the delayed clock signal;

a voltage range detection circuit coupled to the delayed clock signal, to the first delayed logical data signal and to the second delayed logical data signal, and having an output producing an in-range detection signal indicative that voltage of the data signal is within a voltage range determined by the first and second thresholds;

a counter coupled to the logical OR of the transition signal with the in-range detection signal, and that counts occurrences thereof; and

a memory whose content is organized as a data structure indexed by the difference in delays for the variable clock signal waveform delay circuit and the variable data signal

waveform delay circuit, by the at least one of the variable first and second thresholds, and that stores in an indexed location the number of counted occurrences.

30